H57V1262GTR i/o equivalent, 128mb synchronous dram based on 2m x 4bank x16 i/o.
*
*
*
* Voltage: VDD, VDDQ 3.3V supply voltage All device pins are compatible with LVTTL interface 54 Pin TSOPII (Lead Free Package) All inputs and output.
which require wide data I/O and high bandwidth. H57V1262GTR series is organized as 4banks of 2,097,152 x 16. H57V1262GTR.
and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 1.0 / Aug. 2009 1
www.DataSheet4U.com
Synchronous DRAM Memory 128Mbit (8Mx16bit) H57.
Image gallery
TAGS
Manufacturer
Related datasheet